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In this dissertation, the gated-diode memory cell and array utilizing the gate-induced 
drain leakage (GIDL) current is proposed and investigated for ultra-high density memory 
device. In the gated-diode memory, there is no short-channel effect (SCE) which is the 
critical issue for scaling down of the cell in conventional FET type memories. In addition, 
the random access can be possible in array structure although the cells are connected 
serially like as conventional NAND flash memory array, because the n+ diffusion region 
is directly connected to all cells which are connected in a bit-line (BL). In the gated-diode 
memory, Fowler-Nordheim (FN) tunneling is used for injection of electrons and band-to-
band-tunneling (BTBT) induced hot-hole injection is used for injection of holes. To sense 
the cell state, the GIDL current is detected with negative gate bias condition. The GIDL 
current is increased and decreased by the stored electrons and holes, respectively. 
Recent trend of nonvolatile memories are introduced in Chapter 1. In Chapter 2, 
Gated-diode memory utilizing the GIDL current is introduced. In Chapter 3, fabrication 
process and measured data of gated-diode memory cell and array utilizing GIDL current 
is presented. Three methods of fabrication process is represented and key process 
technologies are shown with SEM images. In Chapter 4, the comparison between 




investigated to increase the sensing current (GIDL current). In Appendix, the low-
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1.1  Flash Memory Technology 
 
 
Flash memory is the representative MOS non-volatile memory device. The 
semiconductor memory devices are classified into two categories with volatile and non-
volatile as shown in Fig. 1.1. The volatile memory is the random access memory (RAM) 
which requires a constant voltage supply to maintain the stored data. Otherwise the 
stored data is lost. There are two main categories in volatile memory: static RAM 
(SRAM) and dynamic RAM (DRAM). SRAM is often used as cache memory for the 
CPU thanks to their high operation speed, but is generally most expensive to produce 
due to its large size with six-transistors. DRAM stores a bit of data using a transistor and 
a capacitor; the capacitor holds a low or high voltage state (0 or 1) and the transistor 
acts as a switch that lets the state of capacitor to be changed. Since capacitors do not 




avoid losing the data.  
The non-volatile memory is read only memory (ROM) which the memory data is 
defined during manufacturing and not modifiable. The non-volatile memory includes 
programmable read only memory (PROM) and mask read only memory (Mask ROM). 
And PROM includes electrically programmable read-only memory (EPROM) and 
electrically erasable programmable read-only memory (EEPROM). EPRM is erased by 
exposure to UV light and programmed electrically. And EEPRM can be both erased and 
programmed electrically. Flash memory is a kind of EEPROM where the erase 
procedure of entire chip or sub-array within the chip is performed at one time [1], [2]. 
Due to the erase operation being much faster than the prior EPROM or EEPROM 
devices, these devices came to be called flash memory. Moreover flash memory has 
high density and high scalability. So, the demand for flash memory device increased 
rapidly in the electronic devices such as cellular phone, PDA, mp3 player, digital still 
camera, USB drive, digital camcorder, solid state drives (SSDs) and others as shown in 








Fig. 1.1. Classification of semiconductor MOS memories. 
 





1.2  Basic Operation of Flash Memory 
 
Flash memory is divided into two types according to their array organization. One is 
the NOR-type flash memory which enables the fast random access operation during the 
read operation. So, it is mainly used for code storage, where the operating system is 
stored and is executed by the microprocessor. But bit-line contact is needed for every cell 
to access to every cells randomly. This causes relatively large cell area about 10F2 where 
F is minimum feature size. Moreover, it is impossible to program a large amount of cells 
at the same time because of the large power consumption from the low injection 
efficiency (~1×10-6) of channel hot electron injection (CHEI) mechanism [3] which is 
used for programming in NOR flash memory [4], [5].  
The other type is NAND flash memory which is suitable for high-density mass 
storage applications. The memory cells in NAND flash memory are connected in series 
and only one bit-line contact is needed in a string array architecture as shown in Fig. 1.3. 
Therfore the effective cell size is much smaller than NOR flash memory, and then, 
smaller chip size and lower cost per bit can be possible. Moreover, NAND flash memory 
exhibits fast page writes due to the ability to write 4-8kB simultaneously resulting in very 






(a)                                  (b) 
Fig. 1.3. Array architecture of (a) NOR and (b) NAND flash memory. 
 
The memory operation in flash memory is performed by the charge transport 
through the gate dielectric and chare storage at the floating gate or charge trap layer. 
Fowler-Nordheim (FN) tunneling is usually used for charge injection to the charge 
storage layer in NAND flash memory. The FN tunneling occurs at sufficiently high gate 
voltage. Electrons in the conduction band of the channel can tunnel through the gate 
dielectric and stored at the charge storage layer. These stored electrons increases the 
threshold voltage of flash memory device. And the threshold voltage can be decreased by 
introducing holes into or removing electron from the storage layer. The threshold voltages 
are switched between two distinct values, logical “1” (erased state) and the logical “0” 






1.3  3D stacked NAND Flash Memory 
 
The scaling down of the device in NAND flash memory is the most important issue 
for low cost and high-density properties. However, there are several problems to decrease 
the cell size [6]-[10]. The main problem is the limitation of downscaling of line width 
with photo lithography process. In order to make up for the limitations, various 
technologies such as optical proximity correction (OPC), phase shift mask (PSM), and 
double patterning technology (DPT) are used. However the gap will be widened beyond 
20 nm technology node until we find new solutions. Until that time, it will be difficult to 
find out the appropriate solutions for compensating the gap in further shrinking. 
 
   





As the gate length of transistor shrinks, it is necessary to increase the doping 
concentration of substrate so that we can keep the effective channel length preventing S/D 
punch through. In NAND Flash, however, high doping concentration can deteriorate 
boosted potential at transistor channel during program-inhibit condition at unselected BL, 
which narrows Vpass bias operating window [11]. To overcome these problems, various 3-
dimensional (3D) stacked NAND flash memory architentures have been introduced as 
shown in Fig. 1.5. Bit Cost Scalable (BiCS) NAND flash memory is introduced to 
increase the layers of 3D stacked cells without increase of cost by Toshiba Corp of Japan 
in 2007 [12]. Cell size of BiCS memory is 6F2/n, where n is the number of control gate 
plates. A single cell is accessed by the control gate on the string which is selected by a bit 
line and a row select line. The bottom of memory plug is connected to source diffusion 
formed on the silicon substrate. For the erase operation of BiCS flash memory, hole 
current which is generated by gate induced drain leakage (GIDL) near the lower select 
gate is used. In 2009, Samsung Electronics introduces Tera-bit cell array transistor 
(TCAT) [13] with gate replacement process. Thanks to the gate replacement process, 
metal-oxide-nitride-oxide-silicon (MONOS) structure can be obtained. And Vertical Gate 
(VG) NAND flash memory which is channel stack type 3D NAND flash memory is 
introduced by Samsung Electronics [14]. VG-NAND flash includes WL, BL, CSL, 
horizontal active string with pattern, VG (for SSL, WL, GSL), charge trap layers between 
active and vertical gate, vertical plugs of DC, source and active body. Cell size of VG-








      
(b)                                  (c) 
Fig. 1. 5. 3-D stacked NAND flash memory (a) Bit Cost Scalable (BiCS) NAND flash 
memory by Toshiba. (b) Terabit Cell Array Transistor (TCAT) by Samsung Electronics. 








1.4  Emerging New Memory (MRAM, PRAM, RRAM) 
 
In order to overcome the limitations of conventional memory, various alternatives as 
emerging new memories such as Magnetoresistive RAM (MRAM), Phase change RAM 
(PRAM) and Resistive RAM (RRAM) have been studied. These new memories have 
some advantages compared with conventional memory. First, the limitation in the scaling 
of the cell size is relieved because they are non-charge based memory. Also, there is no 
short channel effect problems according to the decreased cell size. Second, both random 
access and high density characteristics can be achieved at the same time thanks to the 
simple structure (2-terminal) and scalability of new memories. Despite such advantages, 
it has several issues such as unknown switching mechanism and high switching current 
[15], [16]. And it is difficult to accomplish high density memory with conventional 
structure due to limitation of photolithography [17], [18]. Moreover, the reliability 














In this chapter, the new memory device with gated-diode structure is introduced for 
high density nonvolatile flash memory. This memory device utilizes the gate-induced 




2.1 Introduction of GIDL Current 
 
Fig. 2. 1 shows the generation mechanism of GIDL current. Fig. 2. 1 (a) shows a 
cross-sectional view of a n-MOSFET device. When the drain bias is high and gate is 
negatively biased, a depletion region is formed underneath the drain overlapped by the 




generated by the band-to-band tunneling (BTBT) process and collected by the drain and 
substrate separately. In Fig. 2. 1 (b) and (c), a vertical and lateral energy band diagrams 
are presented. For the BTBT process, the vertical field in the drain is the dominant field. 
In addition, the vertical field depends on the band bending ψs, as shown in Fig. 2. 1 (a), 
and the ψs is strongly related to the drain doping concentration. Therefore, the drain 
doping concentration is also an important parameter in the GIDL current. In Fig. 2. 1 (c), 
the hole flows into the substrate due to the lateral field. The larger lateral field would 
increase the lateral momentum of the electrons, which enhances the total momentum of 
the electrons. In addition, a larger lateral field would reduce the energy barrier that the 
electrons tunnel through. This phenomenon is called the drain-induced energy-barrier 
reduction effect [19]. So, the GIDL current is dependent on both the drain-to-gate voltage 
and drain-to-substrate voltage. 
The GIDL current is known as the unwanted leakage component in deep-
submicrometer CMOS technology [20]. In addition, GIDL is the major leakage compoent  
which worsen the retention characteristics in the DRAM cell transosstors. Espacially, the 
DRAM cell becomes more susceptible to GIDL when the storage node stores a "1" and a 
negative bias is applied to the gate. The voltage drop across the gate oxide creates a 
vertical electric field that leads to a higher leakage current. And GIDL is also one of the 




























(b)                                  (c) 
Fig. 2. 1. Generation mechanism of GIDL current (a) cross-sectional view of nMOSFET 





In contrast, a capacitorless 1T-DRAM cell using GIDL current for write operation 
was introduced and many studies have been reported [22]. Compared with the 
conventional write operaion with impact ionization current, write operation with GIDL 
current provides low-power and high-speed operation. Furthermore, the GIDL current is 
used as a read method for dual-bit SONOS nonvolatile memory cells [23]. Here, the 
GIDL current is demonstrated to be more sensitive to charge stored locally within the gate 
dielectric stack, as compared with the transistor threshold voltage (VT). Thus the sensing 
of GIDL rather than VT is advantageous for dual-bit SONOS nonvolatile memory cell 
read operation, because it mitigates the complementary-bit disturb issue and hence 
facilitates gate length scaling. Ahead of utilizing the GIDL current, we investigated 
reliability of GIDL current in MOSFETs. First of all, we investigates the distribution of 
GIDL current through the whole wafer and compared with that of channel current. As 
shown in Fig. 2. 2, the variations of channel and GIDL currents are ~5% and ~15%, 
respectively. Although the variation of GIDL current is larger than that of channel current, 
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                     (a)                         (b) 
Fig. 2. 2. Distribution of (a) GIDL and (b) channel currents in MOSFETs through the 12-
inch whole wafer. 
 
 
After that, the low-frequency noise (LFN) of GIDL current is compared with that of 
channel current in MOSFETs and the results are represented in appendix part. 
Synthetically, the LFN of GIDL currents shows much smaller than that of channel 







2.2 Introduction of Gated-diode Memory 
 
The gated-diode memory device was proposed and fabricated in the previous study 
[24], [25]. But the sensing current window at read bias condition was not enough for 
memory operation and investigation of memory performance in array structure was in 
sufficient in the previous study. As shown in Fig. 2. 3 (b), the sensing current at high 
current state is only ~10 times larger than that at low current state at read bias condition 
of Vg = -8 V. 
 
 
(a)                            (b) 






Moreover, only disturbance characteristics in array structure was investigated. So, 
much more sensing current window at read bias condition and investigation in array 
structure are needed. 
Fig. 2. 4 (a) shows schematic diagram of proposed gated-diode memory cell array, 
(b) shows the cut-plane with BL direction, and (c) shows the cut-plane with WL direction. 
Here, the gate dielectric stack is composed of tunneling oxide-charge trapping layer-
blocking dielectric for memory operation. There is a critical different point compared 
with conventional FET type NAND flash memory cell array. It is that the n+ diffusion 
region of BL is perfectly connected through the WLs even at the channel region of 
conventional NAND flash memory as shown in Fig. 2. 4 (b). In other words, the channel 
does not exist in the gated-diode memory. So, the short channel effect which is ciritical 
problem in scaling of conventional NAND flash memory also disappears in gated-diode 
memory. In addition, all the other WLs except the selected WL can be floated or 
grounded meanwhile they should be biased as a pass voltage to turn-on the channel in 
conventional NAND flash memory. So, the gated-diode memory acts as two-terminal 
memory devices and can have the merits of those although they are three-terminal device 














Fig. 2. 4. (a) Schematic diagram of proposed gated-diode memory cell array, (b) cut-plane 




Fig.2. 5 shows the circuit diagram of cell array based on proposed gated-diode 
memory. Compared with the conventional NOR and NAND type flash memories, the 
merits of both can be achieved. High density property of NAND type can be achieved 
thanks to the serial connection of cells. And fast random access property of NOR type can 
be also achived thanks to the direct connection of n+ diffusion region to the all cells which 
is connected serially in a BL. And the p-type body is all connected to the common body 
line (CBL). 
 













The fin structure is used to enable overapping of the gate with p-n+ junction at the 
sides of fins as shown in Fig. 2. 4 (c).  
In the proposed gated-diode memory, the programming is performed with FN 
tunneling and erasing is performed with hot-hole injection mechanism. As shown in Fig. 
2. 6, electrons are stored in the charge trapping layer after programming performance. 
And these electrons enhance the vertical electric field, then, increase the GIDL current 
(on-state). That is, the read current is high at the programmed state meanwhile the read 
current is low at the programmed state in conventional NAND flash memory. And holes 
in the charge trapping layer after erasing performance decrease the vertical electric field, 
then, decrease the read current (off-state). And corresponding energy band diagrams are 
also represented. As shown in the band structure, band bending at the surface of n+ 
diffusion region in programmed state is much larger than that in erased state at the same 
VDG. So, the GIDL current at programmed state is much larger than that at erased state. As 
a result, the memory performance can be achieved by sensing the current difference from 


























Fig. 2. 6. Schematic view which shows the programmed and erased state with the stored 









Fabrication and Electrical Characteristics of 
SONOS Gated-diode Memory Cell and Array 
utilizing GIDL Current 
 
In this chapter, fabrication process and measured data of SONOS gated-diode 
memory cell and array are presented. The fin structure is adopted to implement the 
proposed Gated-diode memory cell & array. And the fabricated gated-diode memory 
cell & array show good memory performance.  
 
3.1  Fabrication Process of Gated-diode Memory with Fin 
Structure 
 
To verify the memory operation, the SONOS gated-diode memory cell and array are 




(b) gated-diode memory cell. Six mask layers (Active, Gate, Open, FET_gate, Contact, 
Metal pad) are used for fabrication. The nitride side-wall spacer is used to define the 
active fin in order to obtain narrow fin width (WFin < 100 nm). So, the active fin is formed 
at the border of Active mask layer. Then, two fins at both side of single Active layer are 
across with the gate. In order to make these two active fins operate independently, the fin 
is disconnected by etching the fin at the region of Open layer. Therefore, two cells with 
single Active layer can be obtained. The FET_gate layer is used to masking the channel 
region of conventional FET during the n+ doping. So, the conventional FET type momory 









           (a)                         (b) 





Fig. 3. 2 shows the fabrication process flow of the SONOS gated-diode memory cell 
utilizing the GIDL current.  
Fig. 3. 2 (a) : Oxide is deposited on the p-type Si-substrate and patterned as Active 
layer. After that, nitride is deposited for side-wall spacer. 
Fig. 3. 2 (b) : Nitride side-wall spacer is formed by dry etching of nitride. The oxide 
is removed by wet etching with BHF solution. And then, Si fin is formed by inductive 
coupled plasma (ICP) dry etch process with nitride spacer hard mask. Before etching the 
Si fin, nitride hard mask at the region of Open layer shown in Fig. 3. 1 is etched to cut off 
the connection of Si fin. 
Fig. 3. 2 (c) : The sides of Si fin is slightly etched by chemical dry etch (CDE) to 
remove the damaged surface of Si fin and shrink the fin width. The nitride hard mask is 
removed by wet etching with H3PO4 : D.I solution. After that, p-type doping is done for 
preventing leakage current through the surface of substrate. And then, oxide is deposited 
by High density plasma chemical vapor deposition (HDPCVD) process to fill the gap 
between Si fins. Here, the thickness of the oxide which is deposited on the narrow Si fin 
is very small while the gap is filled with oxide due to the characteristics of HDPCVD 
(deposition-sputtering- redeposition process for gap fill). Thanks to this oxide profile, 
surface planarization can be easily obtained without chemical mechanical polishing 
(CMP) process.  
Fig. 3. 2 (d) : The oxide is etched by BHF solution to reveal the top surface of Si fin. 




ion implant process, channel region of conventional FET type momory cell is prevented 
by PR using FET_gate layer shown in Fig. 3. 1. After ion implant process, annealing 
process with temperature of 900 °C for 30 minutes and temperature of 1050 °C for 5 seconds is 
done.  
Fig. 3. 2 (e) : The oxide is etched by BHF solution to reveal the p-n+ junction for 
overlapping the p-n junction with the gate. Here, the remained oxide prevents the 
electrical connection between active Si fins. And then, tunneling oxide / trapping nitride / 
blocking oxide are deposited. Here, the thickness of gate stack is 3nm/6nm/9nm, 
respectively. 
Fig. 3. 2 (f) : Doped poly silicon for gate material is deposited and patterned. The 
back-end-of-line (BEOL) process follows gate formation; inter-layer dielectric (ILD) 











There are two other methods to form the fin structure.  
Fig. 3. 3 shows the fabrication process flow of the SONOS gated-diode memory cell 
utilizing the GIDL current using the nitride wet etch and CMP process.  
Fig. 3. 3 (a) : The nitride and oxide are deposited on the p-type Si substrate. After the 
Active layer patterning, oxide and nitride are etched by anisotropic dry etching. After that, 
N+ diffusion region is formed by ion implantation into the wafers being tilted 30°. After 
ion implant process, annealing process with temperature of 900 °C for 30 minutes and 
temperature of 1050 °C for 5 seconds is done. 
Fig. 3. 3 (b) : The active Si fin is etched by ICP dry etch process with oxide hard 
mask. The sides of Si fin are slightly etched by CDE process to remove the damaged 
surface of Si fin. And then, the nitride is etched by wet etching with H3PO4 : D.I solution. 
Here, the oxide on the nitride makes it possible to etch sides of nitride only and the length 
of the etched nitride will be the fin width. 
Fig. 3. 3 (c) : The oxide on the nitride is removed by wet etching process with BHF 
solution. And then, oxide is deposited by HDPCVD process to fill the gap between Si fins 
and CMP process is done for surface planarization. Here, the nitride is used as a stopping 
layer of CMP process. The nitride is removed by wet etching with H3PO4 : D.I solution. 
As show in the figure, the region of etched nitride is filled with oxide.  
Fig. 3. 3 (d) : The revealed region of Si fin is etched by ICP dry etch process with 
oxide hard mask. As shown in the figure, Si fin is devided into the two narrow Si fins 




the electrical connection between two fins. 
Fig. 3. 3 (e) : The oxide is etched by BHF solution to reveal the p-n+ junction for 
overlapping the p-n+ junction with the gate. Here, the remained oxide prevents the 
electrical connection between active Si fins. And then, tunneling oxide / trapping nitride / 
blocking oxide are deposited. Here, the thickness of gate stack is 3nm/6nm/9nm, 
respectively. 
Fig. 3. 3 (f) : Doped poly silicon for gate material is deposited and patterned. The 
back-end-of-line (BEOL) process follows gate formation; inter-layer dielectric (ILD) 








Fig. 3. 3. Fabrication process flow of the SONOS gated-diode memory cell utilizing the 




Fig. 3. 4 shows the fabrication process flow of the SONOS gated-diode memory cell 
utilizing the GIDL current using the CMP process and nitride spacer. 
Fig. 3. 4 (a) : The nitride is deposited on the p-type Si substrate. After the Active 
layer patterning, nitride and Si are etched by anisotropic dry etching. And the sides of Si 
fin are slightly etched by CDE process to remove the damaged surface of Si fin. 
Fig. 3. 4 (b) : The oxide is deposited by HDPCVD process to fill the gap between Si 
fins and CMP process is done for the surface planarization. 
Fig. 3. 4 (c) : The nitride is removed by wet etching with H3PO4 : D.I solution. And 
then, N+ diffusion region is formed by ion implantation into the revealed Si fin. After ion 
implant process, annealing process with temperature of 900 °C for 30 minutes and 
temperature of 1050 °C for 5 seconds is done.  
Fig. 3. 4 (d) : The nitride is deposited and etched to make side-wall spacer. Here,  
Fig. 3. 4 (e) : The revealed region of Si fin is etched by ICP dry etch process with 
nitride spacer hard mask. As shown in the figure, Si fin is devided into the two narrow Si 
fins with n+ diffusion region at the top region. After that, p-type doping is done for 
preventing the electrical connection between two fins. 
Fig. 3. 4 (f) : The nitride and oxide are etched by wet etch process with H3PO4 : D.I 
solution and BHF solution, respectively. And then, tunneling oxide / trapping nitride / 
blocking oxide are deposited. Doped poly silicon for gate material is deposited and 
patterned. The back-end-of-line (BEOL) process follows gate formation; inter-layer 





Fig. 3. 4. Fabrication process flow of the SONOS gated-diode memory cell utilizing the 





3.2  SEM Images of Fabricated Structure and Key Process Issues 
 
Firstly, third process method shown in Fig. 3. 4 is used for fabrication. Fig. 3. 5 
shows the scanning electron microscope (SEM) image of fabricated twin-fin structure 




Fig. 3. 5. The scanning electron microscope (SEM) image of fabricated twin-fin structure 
which is corresponding to the structure shown in Fig. 3. 4 (e). 
 
As shown in Fig. 3. 5, fabricated twin-fin structure is unstable and the variation of 
Wfin in the wafer is severe. This is originated from the bad uniformity of CMP process. 




wafer is severe. So, the height difference of oxide after nitride strip is also variable. This 
originates the variation of nitride spacer structure. Therefore, the key process step in the 
third process method shown in Fig. 3. 4 is uniform CMP process. In order to reduce the 
critics of uniformity of CMP process, second process method shown in Fig. 3. 3 is 
devised. In the second process method, Wfin is defined as the length of etched nitride by 
wet etching with H3PO4 : D.I solution. Fig. 3. 6 shows the SEM images of fabricated 
structure which is corresponding to (a) the Fig. 3. 3 (b), (b) the Fig. 3. 3 (c) and (c) the 
Fig. 3. 3 (e), respectively. 
 
 
Fig. 3. 6. SEM images of fabricated structure which is corresponding to (a) the Fig. 3. 3 




As shown in Fig. 3. 6 (a), the sides of nitride on the Si fins are recessed by the 
isotropic wet etch process. The etch rate of nitride in the H3PO4 : D.I solution is about 3 
nm/min. This is controllable for narrow fin width (<100 nm). As shown in Fig. 3. 6 (b), 
the region of etched nitride is filled with oxide and this oxide plays a role of hard mask of 
Si etch process for twin fin. The width of oxide hard mask on the Si fin is about 90 nm 
and the uniformity in the wafer is good. As shown in Fig. 3. 6 (c), twin fin is well made 
and Wfin is also about 90 nm. Here, Wfin can be shrunk by CDE process. But there are still 
some weakness to make narrow fin with n+ diffusion region. In the second process 
method, n+ diffusion region is formed at the beginning of the process steps. So, n+ 
diffusion region undergoes the CDE process and wet etching with the H3PO4 : D.I 
solution. These process steps can etch the n+ diffusion region and the etch speed is faster 
than un-doped Si region. So, there is a risk that n+ diffusion region is getting much 
smaller than expected or disappear. In order to eliminate the risk, the first process method 
shown in Fig. 3. 2 is devised. The narrow twin fin is formed by nitride spacer at the 
beginning of the process steps and n+ diffusion region is formed after CDE process and 
wet etching with the H3PO4 : D.I solution. So, this process method is best suitable for 
fabrication of gated-diode memory cell and array. Fig. 3. 7 shows the SEM images of 
fabricated structures using first process method shown in Fig. 3. 2. The structure of Fig. 3. 
7 (a) is corresponding to the Fig. 3. 2 (b) and the width of nitride spacer and Si fin is 
about 90 nm. After the CDE and nitride wet strip processes, the Wfin is shrunk to about 50 




process, the gap between Si fins are filled with oxide and the thickness of the oxide on the 
narrow fins is very small as shown in the Fig. 3. 7 (c). Thanks to the oxide profile, the 
surface planarization can be easily obtained by only wet etch process with BHF solution 
without CMP process as shown in Fig. 3. 7 (d). At the same time, the top of Si fins is 
revealed. So, n+ diffusion region at the top of Si fins can be formed stably by ion 
implantation process. After forming n+ diffusion region, only oxide wet etch process is 














3.3  Electrical Characteristics of  SONOS Gated-diode 
Memory Cell and Array utilizing GIDL Current 
 
 
Electrical characteristics of fabricated SONOS gated-diode memory cell and array 
utilizing GIDL current are discussed in this section. As mentioned in the previous chapter, 
fabricated devices are implemented with twin fin structure. Electrical characteristics are 
analized by using B1500 and HP4156C parameter analyzer. 
First, the electrical characteristics with variations of peak doping concentration of n+ 
diffusion region are investigated in conventional SONOS FET type memory and gated-
diode memory cell.  
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                 (a)                                  (b)  
Fig. 3. 8. Measured I-V characteristics with variations of peak doping concentration of n+ 




As shown in Fig. 3. 8, the channel current increases with increased doping 
concentration. And the GIDL current in both conventional FET type and gated-diode 
memory cell also increases as the doping concentration increases. When the doping 
concentration is low as 5×1019 cm-3, the GIDL current is not generated due to the wide 
depletion width. When the doping concentration is 1020 cm-3, the measured GIDL current 
shows the variation through the whole wafer. When the doping concentration is 2×1020 
cm-3 and 4×1020 cm-3, the measured GIDL current is reliable and similar. 
To investigte the electrical characteristics of fabricated SONOS gated-diode memory 
cell using GIDL current, the bit-line current (IBL) and body current (IB) are measured with 
variable bit-line voltage (VBL) as shown in Fig. 3. 9 (a). As VBL increases, IBL increases. 
And the measured IBL and IB are the same. But the leakage current of IB is larger than that 
of IBL beacause IB flows the back-side of whole wafer. 




















 = 0 V
 V
B
 = -1 V
 V
B
 = -2 V
 V
B
 = -3 V
L
g
 = 0.7 m
V
BL
 = 2 V















 = 1 V
 V
BL
 = 2 V
 V
BL


















                 (a)                                   (b) 
Fig. 3. 9. The electrical characteristics of fabricated SONOS gated-diode memory cell 




As VB decreases, IBL increases as shown in Fig. 3. 9 (b). This is caused by increased 
lateral electric field (E-field) between bit-line and body. As known before, the GIDL 
current is affected by lateral E-field as well as vertical E-field. 
To investigate the programming characteristics, the incremental step pulse 
programming (ISPP) is performed as shown in Fig. 3. 10. For FN tunneling used as 
programming mechanism, the gate voltage of program pulse Vpp is increased by a 
constant value after each program step. As the Vpp increases, the trapped electrons at the 
trapping nitide increases, and then, IBL also increases. 
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To perform the erase from the programmed state, the negative gate voltage pulse is 
applied with a variation of VBL and the results are shown in Fig. 3. 11. After the device is 
programmed with Vpp of 20V, the erase pulse voltage of -9 V is applied with a variation of 
VBL. As shown in the results, the erase is not performed when the VBL is smaller than 3 V. 
This indicates that holes are not supplied from the p-type body. So, we can guess that the 
p-n junction is much depper than expected due to the thermal process. As the VBL is 
getting high, generated holes with GIDL current enhance the erase performance. 
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Retention (sec)  
                  (a)                                  (b) 
Fig. 3. 13. (a) Cycling and (b) retension characteristics of fabricated device. 
 
Fig. 3. 12 (a) and (b) show the program and erase characteristics with a variation of 




Fig. 3. 13 (a) and (b) show the cycling and retension characteristics of fabricated device. 
The reliable characteristics are shown. 
Finally, the electrical characteristic of fabricated aray is investigated. The array of 
2X2 is fabricated with single active layer, two word-lines (WL) and two select transistors 
(SL) as shown in Fig. 3. 14 (a). First, cell currents of all cells are measured with a 
variation of voltage of select transistors. As shown in Fig. 3. 14 (b), cell currents are 
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The program/erase characteristic in 2×2 cell aray is investigated in Fig. 3. 15. The 
cell currents of all cells which have programmed state are similar and cell currents of all 
cells which have erased state are also similar. To verify the selective program/erase 
characteristic in 2×2 cell arays, cell currents are measured after cells 1 and 4 are 
programmed and cells 2 and 3 are erased. As shown in Fig. 3. 15 (b), the cells can be 
selectively programmed or erased well. 
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                 (a)                                   (b) 
Fig. 3. 15. Program/erase characteristics of 2×2 cell array. (a) programming or erasing of 








Optimization of Gated-Diode Memory 
 
In this chapter, several methods and analysis are demonstrated to increase the GIDL 
current for large enough read cell current in gated-diode memory through a device 
simulation. First, comparison between measurement and simulation is performed to 
secure a confidence of simulation results. And variable structures with SiGe which has 
low band gap value are investigated to increase the band-to-band generation rate.  
 
 
4.1  Comparison between Measurement and Simulation 
 
Fig. 4. 1 shows the device structure which is used in the device simulation. Here, the 
Sentaurus TCAD device simulation tool is used. The simulated structure has fin width of 
50 nm, gate length of 500 nm, peak doping concentration of n+ diffusion region of 4×1020 
cm-3, junction depth of 70 nm, and n+ poly silicon gate. The gate stack of ONO have the 









Fig. 4. 1. Device structure which is used in the simulation. 
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                 (a)                                (b) 
Fig. 4. 2. (a) Comparison of simulated IBL-VG curves with measured one. (b) cut-plane 




Firstly, the simulated IBL-VG curves with a variation of VBL are compared with 
measured ones. As shown in Fig. 4. 2 (a), simulated data is similar with measured one 
especially at the high |VG|. At low |VG|, the trap assisted tunneling will be dominant than 
BTBT, then the difference between simulation and measurement occurs. Fig. 4. 2 (b) 
shows the cut-plane of the top in the fin along the gate direction and the BTBT generation 
rate is represented. As shown in the figure, BTBT generation occurs only at the surface 
adjacent to the p-n+ junction while the BTBT generation does not occur at the edge and 










































Fig. 4. 3. Comparison of IBL-VG curves between measurement and simulation when the 






Fig. 4. 3 shows the comparison of IBL-VG curves between measurement and 
simulation when the device states are initial, programmed, and erased. And the conditions 
of PGM/ERS for measurement and fixed charge in nitride trapping layer for simulation 
are shown in the table. From the results, the stored charge density at the nitride trapping 





4.2  Increase of GIDL Current using SiGe  
 
In order to increase the GIDL current, SiGe which has lower bandgap value than Si 
is used. The lattice constant of the Si is around 5.530 Å while for Ge is around 5.658 Å 
which shows that Ge atoms are bigger than the Si atoms (4.19%). So the bandgap of Ge is 
smaller (0.66 eV for Ge and 1.12 eV for Si). ). The mixture of these atoms, which form an 
alloy as Si1-xGex, is suitable for sacrificial layer.  
After SiGe epitaxial growth on the p-type substrate, device fabrication process 
introduced in the chapter 3 follows. And then, the device structure as shown in Fig. 4. 4 
(a) can be achieved. Here, SiGe is also doped as n+ diffusion layer and 30% of Ge 
fraction (x=0.3) is used for the simulation. And Wfin and Lg are 50 nm in order to verify 
the GIDL current level when the device size is decreased. As shown in the simulation 
result of Fig. 4. 2, BTBT generation occurs adjacent to p-n junction. So, the relation 
between thickness of SiGe and depth of p-n+ junction is key parameter. Then, simulation 
is performed with p-n junction depth of 70 nm and a variation of SiGe thickness. By 
using the SiGe layer, the GIDL current is greatly increased as shown in Fig. 4. 4 (b). But 
the I-V characteristics varies with a variation of the thickness of SiGe. From the result, we 
can know that the thickness of SiGe should be larger than the depth of p-n+ junction for 
the generation of BTBT at the SiGe region. Therefore, the junction control is very critical 




The damages on the SiGe layer during the process like as CDE and SC1 cleaning is 
critical because the etch rate of SiGe in those processes is much larger than Si. Moreover, 
BTBT generation still does not occur at the region of the edge and the top of fin 
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                (a)                                  (b) 
Fig. 4. 4. (a) Device structure with SiGe layer on the top of fin (b) simulation results with 




The other method to use the SiGe layer is devised for elimination of these weakness. 




region in the fabrication process shown in Fig. 3. 2. So, the critical process steps are done 
before the SiGe layer is formed. Also, process is so simple that only SiGe SEG process is 
added ahead of gate stack deposition. The cut-plane of the structure after SiGe SEG and 
gate stack deposition is shown in Fig. 4. 5 (a). Fig. 4. 5 (b) shows the simulated results 
with SiGe SEG layer. Here, the thickness of SiGe layer is 5 nm and doping type of SiGe 
is varied as p-type, un-doped, and n-type. 
 











































       (a)                           (b)                          (c) 
Fig. 4. 5. (a) Cut-plane of device structure with SiGe SEG process (b) simulation results 
with SiGe SEG layer with a variation of doping in SiGe (c) BTBT generation rate at the 
bias condition of VG = -6 V and VBL = 2 V. 
 
As shown in the results, the GIDL current is greatly increased thanks to the SiGe 




which shows the BTBT generation rate in the structure with p-type SiGe layer at a bias 
condition of VG = -6 V and VBL= 2 V. Also, current hump is shown due to the corner effect 
at the edge of the fin. The p-type SiGe layer shows largest GIDL current and un-doped 
and n-type SiGe layer show similar GIDL current. This results can be understood with the 
relation of surface potential and band gap. The energy band diagram at the cut-line of the 
edge of the fin is shown in Fig. 4. 6. The Eg and |ψs| of p-type, un-doped, and n-type SiGe 
layers are also represented as a table. The BTBT generation rate increases, as the Eg 
decreases and |ψs| increases. The Eg of doped SiGe is a little smaller than that of un-doped 
SiGe due to the band gap narrowing effect. And the |ψs| of p-type SiGe is largest and |ψs| 
of un-doped SiGe is larger than that of n-type SiGe. So, the BTBT generation rate with p-
type SiGe is largest. And the BTBT generation rate with n-type and un-doped SiGe are 
similar due to the compensation between Eg and |ψs|.  
Here, the |ψs| is not much different with different doping type because SiGe layer is 
fully depleted due to the low doping concentration and narrow thickness even at bias 
condition of VG = VD = 0 V as shown in Fig. 4. 7 (a). As the doping concentration of p-
type SiGe increases, the |ψs| increases drastically as shown in Fig. 4. 7 (b). When the 
doping concentration is 5×1019 cm-3, |ψs| is larger than Eg of SiGe even at a bias condition 
of VG = VBL = 0 V. So it can increase the off-current. Therefore the optimization of the 





Fig. 4. 6. The energy band diagram at the cut-line of the edge of the fin with a variation of 
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                (a)                                     (b) 
Fig. 4. 7. The energy band diagram at the cut-line of the edge of the fin (a) with a 
variation of doping type of SiGe layer and (b) with a variation of p-type doping 





In order to verify the corner effect shown in Fig. 4. 5 (b), the IBL-VG curves with a 
variation of radius (r) of the rounded edge of the fin is investigated as shown in Fig. 4. 8. 
As the r decreases, the current hump is generated at lower |VG| because the field 
concentration effect is enhanced at the structure with smaller r. So, the fin structure with 
smaller r or rectangle shape of edge will help to decrease the operation voltage. 
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Fig. 4. 8. IBL-VG curves with a variation of radius (r) of the rounded edge of the fin. 
 
Fig. 4. 9 (a) shows the IBL-VG curves with a variation of VBL. As the VBL decreases, 
the corner effect is shown up and the slope is also getting sharper, but the GIDL current 
decreases. And Fig. 4. 9 (b) shows the IBL-VG curves with a variation of fixed charge 
concentration (Qfix) in the nitride trapping layer at a VBL of 0.5 V. As the Qfix increases, 




which is generated at the sides of the fin increases largely. So, the GIDL current at the 
sides of the fin should be suppressed in order to decrease the off-current.  
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                 (a)                                   (b) 
Fig. 4. 9. The IBL-VG curves with a variation of (a) VBL and (b) fixed charge concentration. 
 
Actually, the concentration of injected charge to the trapping layer in the corner 
region is much larger than that in the sides of fin because of the field concentration effect 
on the corner region. As shown in Fig. 4. 10, the injected electron concentration at the 
corner region is much larger than that at the side region. Thanks to the corner effect, the 
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In this dissertation, gated-diode memory cell and array utilizing gate-induced drain 
leakage (GIDL) current is proposed, fabricated, and characterized. As the cell size 
decreases, the short-channel effect (SCE) is the critical issue in conventional flash 
memory devices. But, there is no SCE in the proposed gated-diode memory. Moreover, 
the random access can be possible in array structure although the cells are connected 
serially like as conventional NAND flash memory array. So, the random access and high-
density properties can be achieved at the same time.  
The gated-diode memory cell and array with SONOS and fin structure are fabricated 
and characterized. The stable and simple fabrication process for proposed gated-diode 
memory is also demonstrated. From the measurement of fabricated memory cell and array, 
stable and reliable memory operation is verified. In addition, gated-diode memory 
structure with SiGe material is proposed to increase the sensing current and characterized 









Low Frequency Noise of GIDL Current 
in MOSFETs 
 
In this chapter, low frequency noise (LFN) including 1/f noise and random telegraph 
noise (RTN) in the GIDL current is investigated in the MOSFETs. First, the LFN 
characteristics of GIDL current are compared with those of channel current. And the LFN 
characteristics of GIDL current are compared between n-type and p-type MOSFETs. 




A.1  LFN of GIDL and Channel Currents 
 
Low frequency noise (LFN) including 1/f noise and random telegraph noise (RTN) 
due to the capture and emission of single charge at a gate dielectric trap in MOSFETs has 




channel current in MOSFETs. The threshold voltage fluctuation due to RTN in channel 
current could be a big issue at nano-scale flash memories [30], and 22 nm SRAM [31]. 
Nowadays, understanding on the gate induced drain leakage (GIDL) current becomes 
important in DRAM cells [32], [33], flash memory cells [34], and tunneling FETs [35]. 
The GIDL in DRAM cells is a key leakage [32] and the RTS-like fluctuation in the GIDL 
current of Saddle-Fin type DRAM cells also has been investigated to understand cell 
leakage due to the GIDL [33]. Non-volatile flash memory cells utilizing GIDL has been 
reported [34]. Recently tunneling FETs have been reported to achieve sub-60-mV/dec by 
using the band-to-band-tunneling process which is a physical origin of GIDL [35]. Now it 
is important to understand the GIDL well, and characterizing the RTN in GIDL current is 

















Fig. A. 1. Schematic view and energy band diagram showing trapping and de-trapping of 




Fig. A. 1 shows the schematic view and energy band diagram showing trapping and 
de-trapping of a hole at an oxide trap during GIDL generation in nMOSFETs. During the 
GIDL process, holes generated by the band-to-band tunneling can be trapped into an 
oxide trap which exists at overlapped drain to gate region. A trapped hole can vary the 
vertical electric field between gate and drain. So, the trapping/de-trapping of hole can 
cause RTN in drain and body currents simultaneously. We experimentally observed the 
same current fluctuation in body and drain currents at a GIDL bias condition and 
measured IG, ID and IB at the GIDL bias condition are plotted in Fig. A. 2. Here, ΔIG, ΔID, 
and ΔIB represent current fluctuation due to noise in IG, ID, and IB, respectively. ID and ΔID 
are nearly the same with IB and ΔIB, respectively. But, we could not observe RTN in IG, 
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                (a)                                (b) 
Fig. A. 3. (a) I-V characteristics and (b) power spectral density (Sid) and corresponding 
RTN waveform in channel (IC) and GIDL (IGIDL) currents. 
 
Fig. A. 3 shows the measured (a) I-V characteristics and (b) power spectral density 
(Sid) and corresponding RTN waveform in channel (IC) and GIDL (IGIDL) currents. Here, 
IC is a channel current under sub-threshold bias condition and IGIDL is a GIDL current 
under GIDL bias condition measured in different devices having the same Lg of 60 nm. 
Under bias condition for GIDL measurement, the channel of device is in accumulation 
mode, which means no channel current. So, body current (IB) and its fluctuation (ΔIB) are 
nearly the same as drain current (ID) and its fluctuation (ΔID), respectively. Furthermore, 
we could observe synchronized RTN waveforms in ID and IB at the same time. The gate 
current at the same bias is much smaller by more than 102 times than body current and 




between the gate and drain. During the GIDL process, electron-hole pairs are generated in 
the drain overlapped by the gate region, and generated holes move to the body along the 
surface of drain. A hole can be captured to a trap inside gate dielectric which exists on the 
drain overlapped with the gate region. A trap with a captured hole gives an effect of more 
positively charged state and corresponds to lower current level regardless of polarity of 
the trap. A trap with a captured hole decreases the vertical electric field in a localized 
surface area and decreases GIDL as a result, which gives low current level in RTN 
waveform shown in the lower inset of Fig. A. 3 (b). The upper and lower insets stand for 
channel current fluctuations (ΔIC) and GIDL current fluctuations (ΔIGIDL), respectively, 
corresponding to Sids at a current of 1 μA. ΔIC and ΔIGIDL is 40 nA and 1.5 nA, 
respectively. The fluctuation due to the RTN in GIDL current is much smaller than that in 
channel current.  
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               (a)                                    (b) 
Fig. A. 4. LFN characteristics with VDS of IC and IGIDL (a) 1/f noise PSD at 1 kHz. (b) ΔID 
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                  (a)                                  (b) 
Fig. A. 5. LFN characteristics with hot-carrier stress time of IC and IGIDL (a) 1/f noise PSD 
at 100 Hz. (b) ΔID at ID=1 μA. 
 
Fig. A. 4 shows LFN characteristics of IGIDL and IC with a variation of VDS at a gate 
length (Lg) of 60 nm, when current is the same by controlling VGS. Fig. A. 4 (a) shows the 
1/f noise Sid and (b) shows the ΔID. Here, the Sid and ΔID of IGIDL are much smaller than 
those of IC at each VDS. The Sid and ΔID of IGIDL are independent on VDS while those of IC 
are significantly increasing with increasing VDS. The increase of LFN in IC with 
increasing VDS is mainly due to the decrease of effective channel length. The Sid and ΔID 
with a variation of channel hot-carrier stress (CHCS) time at an Lg of 100 nm are shown 
in Fig. A. 4 (a) and (b), respectively. The Sid and ΔID of IC are generally increasing with 
stress time while those of IGIDL are independent of stress time. This indicates that the LFN 
of IGIDL is not affected by CHCS. Compared to the LFN of channel current, the LFN of 




dependency and better stress immunity. 

















































Fig. A. 6. Measured Sid and corresponding RTN in channel and GIDL currents of high-k 
nFETs measured at the same current of 1 A. 
 
For more investigation of LFN in GIDL currents, we characterized the LFN of GIDL 
currents in high-k gate dielectric nFETs [36]. High-k dielectrics, HfSiON, were deposited 
using an atomic layer deposition (ALD) methods after a chemical cleaning to form a SiO2 
interfacial layer. Then, TiN electrodes were deposited using an ALD. The gate stack 
consists of a TiN gate electrode, 2.7 nm HfSiON as the high-k layer, and a SiO2 
interfacial layer. An equivalent oxide thickness (EOT) of the interfacial layer is ~0.6 nm. 
We investigated the transistors having a gate width of 10 µm and a gate length of 
0.06~0.5 µm. Fig. A. 6 shows measured Sid and corresponding RTN waveforms in IC and 




corresponding to Sids at a current of 1 A. ΔIC and ΔIGIDL is 28 nA and 3.4 nA, 
respectively. Fig. A. 7 (a) shows the dependence of τc and τe on the VGS in channel and 
GIDL currents. As VGS increases, the τe increases and τc decreases in the channel current. 
This can be explained physically with insets as an example. As VGS increases, the trap 
energy level (ET) decreases as compared with the Fermi level (EF). So, an electron can be 
captured more easily and an electron which is captured to a trap is emitted with lower 
probability. In the GIDL current, the τe is independent of VGS, which means that a hole 
which is captured to a trap is thermally emitted to valence band of gate dielectric. The τc 
increases as VGS increases. This can be explained physically with insets as an example. A 
hole can be captured more easily to a trap from the drain when the ET is larger than EF. 
But the ET decreases as compared with the EF with increasing VGS. Therefore, the hole 
capture probability is decreasing with increasing VGS. Fig. A. 7 (b) shows dependence of 
ln(τc/τe) on VGS for channel and GIDL currents. Dashed lines represent linear fitting 
curves to obtain trap depth (xT) from the interface between the drain and the oxide. The xT 
can be extracted by using the conventional method, and extracted xTs are 2.5 nm and 0.98 
nm for channel and GIDL currents, respectively. Both traps are in high-k layer. Insets 
represent the energy band diagrams showing trapping and de-trapping of an electron and 






















































































Fig. A. 7. (a) Dependence of τc and τe on the gate voltage in channel and GIDL currents, 
respectively. (b) Dependence of ln(τc/τe) on VGS for channel and GIDL currents, 
respectively. Dashed lines in figure (b) represent linear fitting curves to obtain the depth 














 = 144 meV
E
a



















 = 70 meV
E
a
 = 166 meV
 
 
Fig. A. 8. The dependence of τc and τe on the temperature in samples shown in Fig. A. 7. 
The activation energies (Ea) are extracted for τc and τe of both devices. 
 
Fig. A. 8 shows the dependence of τc and τe on the temperature in the same samples as 
those in Fig. A. 7. Here, all τc and τe are decreasing with increasing temperature. This 
means that the capture and emission events happen more frequently with increasing 
temperature in channel and GIDL currents because the electrons and holes can easily 
surpass the barrier for capture and emission. The activation energies for the τc and τe are 
extracted. For a trap in the channel current, the activation energy (166 meV) for an 
emission is slightly larger than that (139 meV) for a capture. Unlike channel current, a 
trap for GIDL current has much larger activation energy (144 meV) for an emission than 
that (70 meV) for a capture. These results mean that as temperature increases, emission 




portion of high current state of RTN waveform in GIDL current is increasing with 
increasing temperature, which is really observed in measured results. The data in this 
figure confirm that emission process in GIDL currents is dominated by the thermal 





A.2  LFN of GIDL Current in n- and p-type MOSFETs 
 
In this chapter, LFN of GIDL current in nano-scale n- and p-type MOSFETs are 
compare. The capture and emission probabilities are studied based on the capture and 
emission times with gate voltage and temperature. Fig. A. 9 shows measured Sid in GIDL 
currents of n and pMOSFETs with a Lg of 60 nm. The upper and lower insets stand for 
ΔIGIDL of n and pMOSFETs, respectively, corresponding to the Sids at a IGIDL of 1 A. 
ΔIGIDLs are 1.5 nA and 2.7 nA for n and pMOSFETs, respectively. Average ΔIGIDLs of 
measured 60 nm devices are 2 nA and 3 nA for n and pMOSFETs, respectively, and 
ΔIGIDL of pMOSFETs is much scattered compared to that of nMOSFETs. In case of 
pMOSFETs, a trap with a captured electron which is negative charge decreases vertical 
electric field and decreases GIDL, which gives low current level in RTN waveforms 
shown in the lower inset of Fig. A. 9. High GIDL current levels are observed when a hole 
is emitted from a trap in an nMOSFET and an electron is emitted from a trap in a 
pMOSFET. In summary, RTNs in GIDL currents for n and pMOSFETs are originated by 



















































Fig. A. 9. The Sids and corresponding RTN waveforms in GIDL currents of n- and p-
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                 (a)                                   (b) 
Fig. A. 10. (a) The dependence of capture time constant (τc) and emission time constant 
(τe) on the VGS in n and pMOSFETs. (b) The dependence of ln(τc/τe) on VGS for GIDL 




Fig. A. 10 (a) shows the dependence of capture time constant (τc) and emission time 
constant (τe) on the VGS in n and pMOSFETs. The τe in an n and a pMOSFET is 
independent of VGS, which means that a hole which is captured to a trap in an nMOSFET 
is thermally emitted to valence band of SiO2 and an electron which is captured to a trap in 
a pMOSFET is thermally emitted to conduction band of SiO2. As VGS increases, the τc in 
nMOSFET increases and τc in pMOSFET decreases. This can be explained physically 
with insets as an example. As VGS increases, the trap energy level (ET) decreases as 
compared with the Fermi level (EF). In an nMOSFET, a hole is captured more easily to a 
trap from the drain when the ET is larger than EF. Therefore, the hole capture probability 
is decreasing with increasing VGS. In a pMOSFET, an electron is captured more easily to a 
trap from the drain when the EF is larger than ET. Consequently, the electron capture 
probability is increasing with increasing VGS. Fig. A. 10 (b) shows dependence of ln(τc/τe) 
on VGS for GIDL current in the n and pMOSFETs. Dashed lines represent linear fitting 
curves to obtain trap depth (xT) from the interface between the drain and the oxide. The xT 
can be extracted by using the conventional method [27], and extracted xTs are 0.47 nm 
and 0.2 nm for n and pMOSFETs, respectively. Insets represent the energy band diagrams 
showing trapping and de-trapping of a hole in a trap for the nMOSFET and an electron in 
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Fig. A. 11. The dependence of τc and τe on the temperature in the same samples as those in 
Fig. A. 10. 
 
Fig. A. 11 shows the dependence of τc and τe on the temperature in the same samples 
as those in Fig. A. 10. Here, all τc and τe are decreasing with increasing temperature. This 
means that the capture and emission events happen more frequently with increasing 
temperature in both n and pMOSFETs because the holes and electrons can easily surpass 
the barrier for capture and emission. The activation energies for the τc and τe are extracted. 
For a trap in an nMOSFET, the activation energy (171 meV) for a capture is smaller than 
that (320 meV) for an emission. A trap in a pMOSFET also has larger activation energy 
(111 meV) for an emission than that (18 meV) for a capture. These results mean that as 




This fact says that the portion of high current state of RTN waveform in GIDL current is 
increasing with increasing temperature in both n and pMOSFETs, which is really 
observed in measured results. The data in this figure confirm that both emission process 
in n and pMOSFETs are dominated by the thermal process as explained in Fig. A. 10 (a). 
The Sid and ΔID of GIDL current in many samples having various Lg (55, 60, 70, 80, 
125, 200 and 400 nm) of n and pMOSFETs are measured and compared with those of 
channel current of nMOSFETs. As shown in Fig. A. 12, both Sid and ΔID of GIDL current 
from n and pMOSFETs are much smaller than those from channel current of nMOSFETs. 
In addition, the dependence of Sid and ΔID of GIDL current on Lg is much smaller than 
those of channel current and the ΔIch is much scattered compared to the ΔIGIDL. These 
indicate that the immunity of RTN fluctuation in GIDL current is higher than channel 
current.  
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A.3  RTN in GIDL and Gate Edge Tunneling Currents 
 
There may be a concurrent gate edge tunneling (ET) leakage current that flows 
between the gate and the drain (or the source) overlapped by the gate [37], [38]. The gate 
ET of electrons from the gate to the underlying n-type drain extension has been examined 
in off-state nMOSFETs having an ultra-thin gate oxide [38]. The gate ET is more 
pronounced for thin gate oxides, and gate ET affects the GIDL current measured at the 
drain terminal. Therefore, it is imperative to check the contribution from gate ET under 
gate ET bias conditions. In this chapter, the RTN in ID, IB and IG of HfSiON high-k gate 
dielectric nFETs is investigated through systematic experimentation and calculation.  
RTN fluctuations in ID, IB, and IG were measured under GIDL bias conditions. These 
are measured one after the other due to the limitation for measuring three currents at the 
same time and plotted to the same time interval. The VG, VD, and VB that were applied 
were −0.3 V, +1.5 V, and 0 V, respectively, for nFETs for the measurement of GIDL. We 
first checked the effect on GIDL from the n+-p junction diode (n+ drain to p body), and 
determined that the junction leakage measured at a VD of 1.5 V and a VB of 0 V was 







(a)                       (b) 
Fig. A. 13. Measured ID, IB and IG values under GIDL bias conditions of VGS = −0.3 V and 
VDS = +1.5 V in nFETs with Lg of (a) 0.3 µm and (b) 0.08 µm. The currents are measured 
one after the other. The FETs in (a) and (b) show the RTN in GIDL current only and gate 
ET current only, respectively. 
 
Fig. A. 13 (a) and (b) show the measured ID, IB, and IG under GIDL bias conditions 
of VGS = −0.3 V, VGB = −0.3 V, and VDS = +1.5 V in nFETs. The Lg in Fig. A. 13 (a) and 
(b) are 0.3 µm and 0.08 µm, respectively. The ΔIG, ΔID, and ΔIB terms represent the 
current fluctuations due to RTN in IG, ID, and IB, respectively. ID is equal to the sum of IB 
(consisting mainly of GIDL current) and IG (the gate ET leakage current). Most of the IG 
is the result of the tunneling current which flows between the gate and the drain 




(−0.3 V). The tunneling currents from the gate to the source and to the channel are less 
than 10 pA and 20 pA, respectively. In Fig. A. 13, two samples in the same wafer showed 
different characteristics. In Fig. A. 13 (a) (sample 1), ID and IB show RTN, and the ΔID 
resulting from the RTN is almost the same as ΔIB. However, there is no RTN in IG. 
Therefore, it appears that GIDL is a main cause of the RTN. Electron-hole pairs are 
generated in the n+ drain overlapped by the gate; the electrons go to the drain terminal and 
the holes move to the body along the surface of the drain. Here, a trap with a captured 
electron increases the vertical electric field in a localized surface area, and increases 
GIDL as a result, which means that the high current level in the RTN waveform reflects 
an electron-captured state. Thus, a low current level in the RTN waveform can be 
explained by electron emission. A trap with a de-trapped electron in a gate dielectric 
reduces the vertical electric field, resulting in a decrease in GIDL current. Thus, the 
trapping and de-trapping of an electron produces RTN in GIDL current. In Fig. A. 13 (b) 
(sample 2), ID and IG show RTN, and ΔID is nearly the same as ΔIG. But, there is no RTN 
fluctuation in IB, which indicates that there is no active trap to generate RTN in the GIDL 
current. This result suggests that a trap in the gate dielectric can trap and de-trap electrons 
while gate ET current is flowing, which is the main cause of RTN. Here, a trap with a 
captured electron hinders the electron flow from the gate in a localized area and decreases 
IG slightly, which leads to the low current level in RTN waveform. The de-trapping of the 
electron (electron-emission) results in the IG returning to an undisturbed value which is 








Fig. A. 14. (a) The dependence of τc and τe on the gate voltage for nFET samples 1 and 2. 
Insets present the energy band diagrams showing emission and capture probabilities 
versus gate voltage. (b) The dependence of ln(τc/τe) on VGS for samples 1 and 2. Dashed 
lines represent linear fitted curves used to obtain xT. Insets represent the energy band 




In Fig. A. 14 (a), the τc and τe on the gate voltage in samples 1 and 2 is shown. In 
sample 1, τc is independent of the gate voltage because an electron from the valence band 
of the high-k dielectric is thermally emitted to a de-trapped trap. However, the τe of 
sample 1 increases with increasing VGS, which indicates that electron de-trapping 
becomes more difficult as VGS increases. This can be explained using two energy band 
diagrams (see Fig. A. 14 insets) to depict the behavior of electron de-trapping with VGS. 
Generally a trap energy (ET) which is similar to Fermi energy (EF) actively contributes to 
low frequency noise.  
Now assume that ET is slightly higher than EF when the VGS is low (sample 1 left 
inset). As VGS increases, ET becomes slightly lower than EF (sample 1 right inset). Thus, 
with increasing VGS, the probability of de-trapping of a captured electron decreases 
because of a decrease in the ET–EF, which results in an increasing τe. In sample 2, τe 
increases with increasing VGS, which means that the captured electrons are mainly de-
trapped; not by thermionic emission, but by the electric field. It is very difficult to emit an 
electron from a trap to the conduction band of a high-k dielectric because EC,high-k–ET is 
much larger than ET–EV,high-k in our samples. Here, EC,high-k and EV,high-k represent the 
conduction band and valence band energies of the high-k dielectric, respectively. As VGS 
increases, ET–EF decreases slightly as shown in the sample 2 inset, which in turn 
decreases the probability of electron emission from a trap to the drain. In contrast, τc of 
sample 2 decreases with increasing VGS. Then ET–EF decreases slightly, as shown in the τe 




the drain to a trap. Fig. A. 14 (b) shows the ln(τc/τe) of the RTN in samples 1 and 2 versus 
VGS. The trap depth (xT) can be obtained by using a conventional method, and by 
considering the different dielectric constants of the SiO2 IL and the HfSiON high-k gate 
dielectric. Since xTs for samples 1 and 2 are 1.3 nm and 0.78 nm, respectively, both traps 












Fig. A. 15. Variation of ID-RTN waveforms with temperature at VGS = −0.3 V and VDS = 
+1.5 V over time for (a) sample 1 and (b) sample 2. (c) The dependence of τc and τe on 
temperature in samples 1 and 2. In (c), the activation energies are extracted. 
 
Fig. A. 15 (a) and (b) show RTN waveforms of IDs for samples 1 and 2, respectively, 
in a time domain as a parameter of temperature (T). Here the same bias as that in Fig. 1 is 
applied to samples 1 and 2. As T increases, both ID and ΔID increase because the GIDL 
currents are increases due to the trap-assisted generation of electron hole pairs [39] and 
direct tunneling gate currents are increases due to the thermionic-type of emission current 
[40]. Capture and emission events happen more frequently with increasing T in both 
samples because the electrons can easily surpass the barrier for capture and emission. It is 




significantly with increasing T. As mentioned in the explanation of Fig. A. 14 (a), 
thermionic emission dominates the capture process in a trap concerning GIDL current. As 
T increases, the thermionic emission from the valence band of gate dielectric becomes 
easier, thus a trap captures an electron more frequently, which leads to the larger portion 
of high current state in sample 1. Differently in sample 2, the ratio of high and low 
current state is similar with T because both τc and τe are strongly dependent on VGS. Fig. A. 
15 (c) shows the dependence of τc and τe on T, and the activation energies extracted from 
these data. For a trap in sample 1, the capture activation energy (0.28 eV) is much larger 
than that (0.11 eV) for emission. In contrast, although the trap in sample 2 has larger 
capture activation energy (0.24 eV) than that (0.19 eV) for emission, the energy 
difference is relatively small. 
Fig. A. 16 (a) and (b) show fluctuations in waveforms over time in ID, IB and IG in 
nFETs under the same GIDL bias conditions. These are measured one after the other due 
to the limitation for measuring three currents at the same time and plotted to the same 
time interval. Lgs in Fig. A. 16 (a) and (b) are 100 nm and 75 nm, respectively. The device 
(sample 3) in Fig. A. 16 (a) has RTN in both GIDL and EDT currents because IG and IB 
exhibit two-level RTN. Since ID consists of the sum of IG and IB, we can expect a four-
level RTN in ID. However, a three-level RTN pattern is depicted in ID. The ΔIG is nearly 
the same with ΔIB at the VGS of −0.3 V, which is why the three-level RTN is observed. If 
we change VGS, then the ΔIs for both currents would be different; resulting in a four-level 




in ID reflects the waveforms in IG and IB. 
 
 
(a)                           (b) 
Fig. A. 16. Measured ID, IB and IG values under GIDL bias conditions of VGS = −0.3 V and 
VDS = +1.5 V in nFETs with Lg of (a) 0.1 µm and (b) 0.075 µm. The currents are 
measured one after the other. The FET in (a) shows two-level RTN in both GIDL and gate 
ET currents while the FET in (b) shows four-level RTN in the GIDL current only. 
 
In Fig. A. 16 (b), the nFET (sample 4) shows four-levels of RTN in both IB and ID, 
but no RTN in IG. Because there is no RTN in IG, there is no trap for the RTN in the gate 




independent traps that affect the GIDL current. The ΔIs in ID are nearly the same with 
those in IB. In both ID and IB, the ΔI of one trap (trap 1; ΔI = 0.5 nA) is larger than that of 
the other trap (trap 2; ΔI = 0.35 nA). The complex RTN observed in Fig. A. 16 was 











Fig. A. 17. (a) The dependence of τc and τe on the gate voltage for IB and IG in sample 3. 
Behaviors of time constants for RTNs in IB and IG are same with those samples 1 and 2, 
respectively, shown in Fig. 2 (a). (b) The dependence of ln(τc/τe) on VGS for the RTNs in IB 
and IG in sample 3. Dashed lines represent linear fitted curves used to obtain xT. Insets 
present energy band diagrams showing trapping and de-trapping of an electron for the 
RTNs in IB and IG. (c) (ΔI)s for RTNs of GIDL and gate ET currents versus VGS in sample 
3 
 
Fig. A. 17 (a) shows the dependence of τc and τe on VGS for the RTNs in IB and IG of 
sample 3. For the RTN of IB (the mainly GIDL current) of sample 3, τc is independent of 
the VGS as shown in the left panel of Fig. A. 17 (a); thus indicating that an electron is 




2 (a). Also, the left panel of Fig. A. 17 (a) shows that τe increases with increasing VGS; 
such behavior can be explained by the same rationale as that used for sample 1. The right 
panel of Fig. A. 17 (a) shows that the behavior of τc and τe with VGS for the RTN of the 
gate ET current (IG) is similar to that in sample 2 in which RTN is only present in the gate 
ET current. Fig. A. 17 (b) shows the ln(τc /τe) versus VGS for the RTNs in IB and IG of 
sample 3. The xTs for the traps were extracted and the results show that the trap 
responsible for the RTN in GIDL is located in high-k dielectric layer (xT = 0.783 nm). The 
IL includes the trap (xT = 0.05 nm) which affects the RTN in the gate ET current. The Fig. 
5 (b) insets show energy band diagrams, including xT. From the results of sample 3 in Fig. 
A. 16 (a), which shows RTNs in GIDL and gate ET currents, we understand that the RTN 
in ID comes from a combination of the RTNs in GIDL and gate ET currents. Fig. A. 17 (c) 
shows ΔIs in the RTNs of the GIDL and gate ET currents versus VGS. At a VGS of −0.3 V, 
both RTNs are similar, which produces a three-level RTN in ID as was also shown in Fig. 
A. 17 (a). As the VGS increases, ΔI of the GIDL current decreases more rapidly compared 
to the ΔI of the gate ET current. At VGSs values other than −0.3 V, ΔIs in both RTNs are 
different, which results in a four-level RTN. 
Fig. A. 18 shows ln(τc/τe) versus VGS for the RTNs in IB or ID of sample 4 which had 
two independent traps that were responsible for producing the four-level RTN in the 
GIDL current. The behavior of τc and τe versus VGS in the RTN for each trap is quite 
similar to that for the RTN in the GIDL current shown in Fig. A. 14 (a). The extracted xTs 








Fig. A. 18. The dependence of ln(τc/τe) on VGS for traps 1 and 2 in sample 4. Dashed lines 
represent linear fitted curves used to obtain xT. Traps 1 and 2 are located in the IL and 
HfSiON high-k layer, respectively. The inset schematically indicates the vertical positions 






A.4  Model for RTN in GIDL Current 
 
In this chapter, model of RTN in GIDL current was proposed and explained together 
with that of gate ET current. The RTNs in the gate ET current as well as the GIDL current 
were observed under GIDL bias condition in high-k nMOSFETs [41].The relative 
amplitude of the RTN (ΔI/I) in the gate ET current was extracted and a model for 
elucidating the generation of the RTN in the current was established [42]. Both IGIDL and 
gate ET currents (IET) are flown from the drain overlapped by the gate. So, it is expected 
that a trap inside the gate dielectric between the drain and the gate can affect IGIDL and IET, 
simultaneously. To examine the synchronism between RTNs of IGIDL and IET, it is essential 
to measure these two currents at the same time. Fig. A. 19 (a) and (b) show 
simultaneously measured gate and body currents (IG and IB) in the devices 1 and 2, 
respectively, which have the RTN in the IB or IG under GIDL bias conditions of VGS = 
−0.3 V and VDS = 1.5 V. Although the drain and source currents (ID and IS) are not shown, 
the ID is the sum of IG and IB, and the IS is negligible (< 10 pA). So, the IG is nearly the 
same as the IET and the IB is nearly the same as the IGIDL. Therefore, the RTNs in devices 1 
and 2 are generated in the IGIDL and the IET, respectively. As shown in Fig. 1, there is no 
correlation between the IB and the IG. This means that a trap which induces the RTN in the 
IET has no effect on the IGIDL and a trap which induces the RTN in the IGIDL does not 




have no correlation in these devices 
 























































                   (a)                                   (b) 
Fig. A. 19. Simultaneously measured gate and body currents (IG and IB) in the two devices 
showing the RTN in the (a) [device 1] GIDL current and (b) [device 2] gate ET current 
under GIDL bias condition of VGS = −0.3 V and VDS = 1.5 V. 
 
Fig. A. 20 shows a schematic cross sectional view showing three different traps in 
the drain overlapped by the gate. There are three cases corresponding to three traps. Case 
1 depicts the situation that there is no defect region in several Debye lengths from a trap 
located in the gate dielectric. In case 2, an IET percolation path through the dielectric is 




inside the dielectric. We performed 3-D device simulation with these cases using the 
SILVACO tool to investigate IGIDL change with the capture and emission of an electron. 
The simulated device structure is made equal to that of measured device. The channel 
width is 10 m and the overlap length of the drain overlapped by the gate is 5 nm. In case 
1, a trap is located at an arbitrary position inside the gate dielectric on the drain 
overlapped by the gate. Then, we investigate the difference between the IGIDLs when the 
trap is neutral and charged with −1q (−1.610-19 C) under GIDL bias condition (VGS= 
−0.3 V and VDS= 1.5 V). As a result, the change of the IGIDL (ΔIGIDL) was ~7 pA which is 
extremely small compared with the measured one. Although the position of the trap was 
changed vertically and laterally, the results were similar. A trap in case 1 cannot make 
appreciable RTN shown in the Fig. A. 19 (a). 
Case 2 shows that a schematic model for elucidating the generation of the RTN in 
the IET [42]. We also performed device simulation using a silicon pillar with a modified 
mobility to mimic a percolation path and a trap located near the percolation path. As a 
result, the big difference between the IETs when the trap is neutral and charged with -1q 
could be observed. But the ΔIGIDL was still very small in this case. From this model, the 
reason why a trap which induces appreciable RTN in the IGIDL has no effect on the IET can 
be explained as follows. An IET percolation path should not exist in several Debye lengths 
from the trap which induces appreciable RTN in the IGIDL. Therefore, the IET fluctuation 






Fig. A. 20. A schematic cross sectional view showing three different traps located in the 
gate dielectric on the drain overlapped by the gate along the width direction.  
 
Now we have two questions unsolved: One is the physical mechanism for the 
generation of appreciable RTN in the IGIDL and the other is the reason why a trap which 
induces the RTN in the IET has no influence on the IGIDL. In order to answer these two 
questions, we propose a physical model shown in case 3 of Fig. A. 20. To be answered 
physically, a localized defect region (called as IGIDL percolation path) should exist on the 
surface of the drain region and should be located near a trap. The defect region has short 
lifetimes of carriers and gives much higher IGIDL than those of normal drain region. If a 
trap aligns with the defect region, appreciable RTN in the IGIDL as shown in device 1 of 
Fig. A. 19 (a) can be observed. In order to confirm this model, we performed the device 
simulation for case 3. A small region (3 nm  3 nm) for the defect region is formed with a 
depth of 1 nm at the surface of the drain overlapped by the gate in the simulated device. 




are modified to mimic a localized defect region. The increase of GIDL current due to the 
percolation path is ~11.4% which is within the range of the variation (maximum 
variation: ~42%) of GIDL current measured in several tens devices having the same 
device size. A trap is located inside the gate dielectric on the defect region. Through the 
device simulation, we obtained a reasonable ΔIGIDL (~1 nA) which is comparable with 
experimental one. Thus the requirement for the generation of appreciable RTN in the IGIDL 
is that a trap should be located near an IGIDL percolation region, which is the answer for 
question 1. The answer for question 2 is that an IGIDL percolation path should not exist in 
several Debye lengths from the trap which induces appreciable RTN in the IET. So, the 
IGIDL fluctuation due to the trap which induces the RTN in the IET is ignorable. 
From these two models (cases 2 and 3) shown in Fig. A. 20, we can explain 
physically the mechanism for the generation of the RTNs in the IGIDL and IET, and no 
correlation between the RTNs in both currents shown in Fig. A. 19. In the previous study, 
the RTNs were observed simultaneously in both IGIDL and IET in a device although both 
RTNs were not synchronized. This device has uncorrelated IET and IGIDL percolation paths, 
which means that they were far away. If both percolation paths are located closely, a trap 
located both percolation paths can generate synchronized RTNs in both IGIDL and IET. 
However, synchronized RTNs in both currents in all devices we have measured have not 
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초    록 
 
본 논문에서는 차세대 초고집적 메모리 소자를 위해 GIDL 전류를 센싱 
전류로 이용하는 게이티드 다이오드 메모리 셀 및 어레이에 관한 연구를 
진행하였다. 기존의 채널 전류를 센싱 전류로 이용하는 메모리에서, 메모리의 
집적도를 높이기 위해 채널 길이를 줄이면서 발생되는 short-channel effect 
(SCE)가 큰 문제가 되고 있다. 하지만 게이티드 다이오드 메모리에서는 SCE 
없이 소자의 크기를 줄일 수 있어서 고집적에 유리하다. 또한 기존의 낸드 
플래시 메모리 어레이와 유사한 구조이면서 random access가 가능한 장점을 
가질 수 있다. 게이티드 다이오드 메모리에서는, Fowler-Nordheim (FN) 
터널링을 이용하여 전자를 주입하고 band-to-band 터널링에 의한 hot-
hole을 이용하여 정공을 주입하여 센싱 전류인 GIDL 전류를 변화시키고 이 
변화를 센싱하여 메모리 동작을 가능하게 한다. 
1장에서는 최근 비휘발성 메모리의 동향에 대해 소개하였다. 2장에서는 
GIDL 전류와 이를 이용하는 게이티드 다이오드 메모리에 대해 소개하였다. 
3장에서는 GIDL전류를 센싱 전류로 이용하는 게이티드 다이오드 메모리의 
제작을 위한 공정과정과 제작된 셀 및 어레이의 메모리 동작을 측정을 통해 
검증하였다. 마지막으로 센싱 전류인 GIDL 전류의 증가를 위해 작은 




향상된 소자 특성을 검증하였다. 부록에서는 GIDL 전류의 안정성 조사를 
위해 MOSFET에서 GIDL 전류의 저주파 잡음을 조사하였다. 
 
 
주요어: 비휘발성 메모리, 게이티드 다이오드, 밴드투밴드 터널링, GIDL, 
저주파 잡음 
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